AWR Application Notes

Using Parallel and Remote Schematic Simulation and Optimization to Reduce Design Time

Issue link: https://resources.system-analysis.cadence.com/i/1355083

Contents of this Issue

Navigation

Page 3 of 3

Using Parallel and Remote Schematic Simulation and Optimization to Reduce Design Time Cadence is a pivotal leader in electronic design and computational expertise, using its Intelligent System Design strategy to turn design concepts into reality. Cadence customers are the world's most creative and innovative companies, delivering extraordinary electronic products from chips to boards to systems for the most dynamic market applications. www.cadence.com © 2020 Cadence Design Systems, Inc. All rights reserved worldwide. Cadence, the Cadence logo, and the other Cadence marks found at www.cadence.com/go/trademarks are trademarks or registered trademarks of Cadence Design Systems, Inc. All other trademarks are the property of their respective owners. 15518 12/20 DB/SA/AN-X-SCM-SM/PDF Conclusion Highly integrated RFIC, MMIC, and multi-technology modules are developed through powerful design software that benefits from distributed computing in order to reduce simulation run times and streamline optimization. This application note has demonstrated how the use of the latest high-performance remote and parallel computing features in AWR software can shorten schematic simulation times considerably through remote, parallel, and remote/parallel configurations. Table 2 reveals how parallel computing has been enhanced over prior releases. Table 2: Timeline of AWR software remote/parallel simulation features Feature V13 V14 V15 V15.0x Multiple EM Docs X X X X Swept EM Docs X X X X Multiple Circuit Schematics X X X Swept Circuit Schematics X X X Optimization X X X EM Extraction X X Yield X System Diagrams X

Articles in this issue

Links on this page

view archives of AWR Application Notes - Using Parallel and Remote Schematic Simulation and Optimization to Reduce Design Time